Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | ||
| 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 20 | 21 | 22 | 23 | 24 | 25 | 26 |
| 27 | 28 | 29 | 30 |
Tags
- register renaming
- structural hazard
- atomic exchange
- Cache
- mesi
- way prediction
- sql
- pipelined
- dynamic scheduling
- cache coherence miss
- nonblocking cache
- transactional memory
- Subquery
- directory based coherence protocol
- speculative execution
- pipline hazards
- branch prediction
- sequential consistency
- relational model
- multibanekd cache
- cache optimization
- 관계형 모델
- ISA
- load linked
- pipelined cache
- cache coherence
- moesi
- dependence
- theta join
- store conditional
Archives
- Today
- Total
공대생의 공부흔적
[컴퓨터구조#10] Multithreading 본문
주제
1. Thread-Level Parallelism
2. Simultaneous Multithreading
'Computer Architecture' 카테고리의 다른 글
| [컴퓨터구조#11-2] 캐시 일관성 (Cache Coherence) - 캐시 일관성 미스, 다층 캐시, 디렉토리 기반 프로토콜 (1) | 2024.06.05 |
|---|---|
| [컴퓨터구조#11-1] 캐시 일관성 (Cache Coherence) - MSI, MESI, MOESI 프로토콜 (1) | 2024.06.04 |
| [컴퓨터구조#9] ILP (Instruction Level Parallelism) - advanced topics (1) | 2024.06.04 |
| [컴퓨터구조#8] Speculative Execution - commit, ROB, FF, PRF (0) | 2024.04.14 |
| [컴퓨터구조#7-2] ILP (Instruction-Level Parallelism) - Tomasulo Algorithm (0) | 2024.04.14 |
'Computer Architecture' Related Articles
more
